Initialising ...
Initialising ...
Initialising ...
Initialising ...
Initialising ...
Initialising ...
Initialising ...
Nozaki, Mikito*; Terashima, Daiki*; Yoshigoe, Akitaka; Hosoi, Takuji*; Shimura, Takayoshi*; Watanabe, Heiji*
Japanese Journal of Applied Physics, 59(SM), p.SMMA07_1 - SMMA07_7, 2020/07
Times Cited Count:5 Percentile:21.80(Physics, Applied)AlGaN/GaN metal-oxide-semiconductor (MOS) structures were fabricated by low-power inductively coupled plasma reactive ion etching and chemical vapor deposition of SiO dielectrics on the etched surfaces, and they were systematically investigated by physical and electrical characterizations in an effort to develop a low-damage recessed gate process. The comprehensive research demonstrates the significant advantages of the proposed low-damage recessed gate process for fabricating next-generation AlGaN/GaN MOS-HFET devices.
Watanabe, Kenta*; Terashima, Daiki*; Nozaki, Mikito*; Yamada, Takahiro*; Nakazawa, Satoshi*; Ishida, Masahiro*; Anda, Yoshiharu*; Ueda, Tetsuzo*; Yoshigoe, Akitaka; Hosoi, Takuji*; et al.
Japanese Journal of Applied Physics, 57(6S3), p.06KA03_1 - 06KA03_6, 2018/06
Times Cited Count:11 Percentile:45.59(Physics, Applied)The advantage of SiO/AlON stacked gate dielectrics over SiO, AlON and AlO single dielectric layers was demonstrated. Our systematic research revealed that the optimized stacked structure with 3.3-nm-thick AlON interlayer is beneficial in terms of superior interface quality, reduced gate leakage current and C-V hysteresis for next-generation high frequency and high power AlGaN/GaN MOS-HFETs.
Terashima, Daiki*; Watanabe, Kenta*; Yamada, Takahiro*; Nozaki, Mikito*; Shih, H.*; Nakazawa, Satoshi*; Anda, Yoshiharu*; Ueda, Tetsuzo*; Yoshigoe, Akitaka; Hosoi, Takuji*; et al.
no journal, ,
Impact of input power and substrate temperature of SiO deposition by plasma-enhanced CVD on SiO/AlGaN interface was investigated by means of electrical characterization of MOS capacitors. Synchrotron radiation photoemission spectroscopy revealed that Ga oxide component on AlGaN surface increases with increasing input power of PECVD. MOS capacitors with SiO gate insulator deposited at low input power shows relatively better SiO/AlGaN interface quality, despite degraded interface quality for the sample with SiO deposited at high input power. These results suggest that AlGaN surface oxidation during oxide deposition should be controlled to obtain good interface property.
Watanabe, Kenta*; Terashima, Daiki*; Nozaki, Mikito*; Yamada, Takahiro*; Nakazawa, Satoshi*; Ishida, Masahiro*; Anda, Yoshiharu*; Ueda, Tetsuzo*; Yoshigoe, Akitaka; Hosoi, Takuji*; et al.
no journal, ,
The advantage of SiO/AlON stacked gate dielectrics over SiO, AlON and AlO single dielectric layers was demonstrated. Our systematic research revealed that the optimized stacked structure with 3.3-nm-thick AlON interlayer is beneficial in terms of superior interface quality, reduced gate leakage current and C-V hysteresis for next-generation high frequency and high power AlGaN/GaN MOS-HFETs.